We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 33808

SPI-3 Link Layer v7.1 - "ERROR:Pack:1653 - At least one timing constraint is impossible to meet.."


The following Map error may occur even after modifying the DCM Phase Shift value as per (Xilinx Answer 34527) in ISE 11.4 or earlier:

"ERROR:Pack:1653 - At least one timing constraint is impossible to meet because component delays alone exceed the constraint."


This issue has been fixed in ISE design tools 11.5.

Linked Answer Records

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
32651 Spartan-6 - ISE Software 11 Update Known Issues related to Spartan-6 FPGA N/A N/A
AR# 33808
Date 05/19/2012
Status Archive
Type Known Issues
Page Bookmarked