We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 33821

ISE Simulator (ISIM) - ERROR:Simulator:19 - Instance x attempts to connect to a formal port ...


I encounter the following error when I run a simulation using ISim:

ERROR:Simulator:19 - Instance /example_design/clkgen/ attempts to connect to a formal port named clk_in which does not exist in the instantiated module clkgen.

ERROR:Simulator:34 - Elaboration failed.

How can I resolve this error?


This error can occur if there is a port list mismatch between the declaration and instantiation of an entity/module.

To resolve this error, make sure that all the ports declared in the module/entity match exactly.

AR# 33821
Date 12/15/2012
Status Active
Type General Article