We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 33826

Endpoint Block Plus Wrapper v1.13 for PCI Express - When Generating for Synplicity Flow Using VHDL, the implement.sh file is Not Calling XST to Synthesize the Block Plus Wrapper


Known Issue: v1.13, v1.12

When generating for Synplicity Flow Using VHDL, the implement.sh file is not Calling XST to synthesize the Block Plus Wrapper.


To fix this, edit the implement.sh file adding the information shown below in bold:

# Clean up the results directory

rm -rf results

mkdir results

#Synthesize the Wrapper Files

#Synthesize the Wrapper Files

echo 'Synthesizing wrapper files with XST';

xst -ifn xst.scr

mv endpoint_blk_plus_v1_13_ver.ngc ./results/endpoint_blk_plus_v1_13_ver.ngc

#Synthesize the VHDL Wrapper Files

echo 'Synthesizing VHDL example design with Synplify';

Synplify -batch synplify.prj

mv synplify/xilinx_pci_exp_ep.edf ./results/endpoint_blk_plus_v1_13_VHDL_top.edf

Revision History

12/03/2009 - Initial Release

AR# 33826
Date 12/15/2012
Status Active
Type General Article