UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 33829

LogiCORE IP Video Timing Controller - Why are the detection ports still in the VHO file when I did not select them in the core generation GUI?

Description

Why are the detection ports still in the VHO file when I did not select them in the core generation GUI?

Solution


This is a known issue. Currently, all ports are generated when you target the Video Timing Controller v1.0 and the GPP interface for the Video Timing Controller v2.0. This is addressed in the Video Timing Controller v2.1.
You can work around this problem by tying any unused inputs to ground. This ensures that the simulation works properly and the unused logic is removed during implementation. 
For a detailed list of LogiCORE IP Video Timing Controller Release Notes and Known Issues, see (Xilinx Answer 32754).

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
32754 LogiCORE IP Video Timing Controller - Release Notes and Known Issues N/A N/A

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
32754 LogiCORE IP Video Timing Controller - Release Notes and Known Issues N/A N/A
AR# 33829
Date Created 11/17/2009
Last Updated 05/23/2014
Status Archive
Type General Article
IP
  • Video Timing Controller