We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 33899

Virtex-4/5/6 - How to drive CCLK using the STARTUP primitive during post-configuration


The CCLK pin is a dedicated configuration pin. This pin can also be driven by the user design after configuration by using the STARTUP block.

This is not applicable for Spartan devices as the CCLK pin is User I/O after configuration and is not a dedicated pin.


In order to drive CCLK during post-configuration, connect a signal to the USRCCLKO input port of the STARTUP primitive and drive USRCCLKO High (to drive CCLK High) or Low (to drive CCLK Low). This will allow the fabric to control the tri-state and output signal for the pin.

The CCLK output is not valid until after the End of Startup (EOS) which is typically a couple CCLK cycles after the design becomes functional. The design will be enabled in the startup sequence by the GTS and GWE signals which typically occurs on states 5 and 6 of the startup sequence. The EOS signal will be enabled on state 8, so there might be a couple CCLK cycles where the design is functional and CCLK is not being driven by the design.

Sample VHDL to drive the CCLK pin on the device from the STARTUP block is as follows for a V-5 device:

entity startup is
port (
dummy: out std_logic);
end startup;

architecture startup_arch of startup is

signal myeos : std_logic;
signal myclk : std_logic;
signal shiftclk : std_logic_vector(127 downto 0) := X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";


dummy <= myeos;

process (myclk)
if (rising_edge(myclk)) then
if (myeos='1') then
shiftclk <= '0' & shiftclk(127 downto 1);
end if;
end if;
end process;

port map (
EOS => myeos,
CFGMCLK => myclk,
USRCCLKO => shiftclk(0), -- User CCLK 1-bit input

end startup_arch;

AR# 33899
Date 02/04/2010
Status Active
Type General Article