UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 33920

11.x ChipScope Pro tool - IBERT - Virtex-6 FPGA - Clock Pattern on Reflck is incorrect

Description

When I probe the Refclk on my Virtex-6 FPGA IBERT design, I do not see the clock frequency I expect. What is the issue here?

Solution

This issue will occur when you use the 16-bit data width. To work around it, regenerate for 20-bit data width. If you require further assistance with this, please open an online WebCase with Xilinx Customer Support:

http://www.xilinx.com/support/clearexpress/websupport.htm

AR# 33920
Date Created 12/03/2009
Last Updated 12/15/2012
Status Active
Type General Article