UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 33936

11.1 EDK, ppc440mc_ddr2 - Memory failures occur when using a burst length of 8

Description

When using the ppc440mc_ddr2 core with a burst length of 8, the tWTR timing requirement is violated, causing older or invalid results to be returned. How do I resolve this issue?

Solution

To work around this issue, set a burst length of 4: 

PARAMETER C_DDR_BURST_LENGTH = 4 

and adjust the relevant burst length on the PPC440 instance via the C_PPC440MC_CONTROL parameter. 

 

A patch is also available to resolve this issue. To use the patch: 

-Download from: 

http://www.xilinx.com/txpatches/pub/applications/misc/ar33936.zip
-Extract to project /pcores directory. 

-Project->Rescan User Repositories 

-Change ppc440mc_ddr2 version in MHS to match EDK version: 

--v2.00.c for 10.1.3 

--v3.00.a for 11.4 

 

This issue is planned to be fixed starting with EDK 12.1.

AR# 33936
Date Created 12/09/2009
Last Updated 05/23/2014
Status Archive
Type General Article