We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome,
Internet Explorer 11,
Safari. Thank you!
The ratio for the input (CLK) and output (TCK) frequencies is 14:1 during a shift; it takes 14 input clocks to complete a TCK data shift operation. This is due to the state machine that is implemented as part of the System ACE Player IP provided in(XAPP424).
As an example, if a customer needs a 10 MHz TCK on the JTAG chain, the input CLK frequency should be 140 MHz.