We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 34114

Configuration System ACE - POR_RESET assertion might cause JTAG failures


JTAG issues might occur when POR_RESET is logic 1.


Customersreport a "disconnect" between the TSTTDI and CFGTDO (or between TST.. inputs and CFG.. outputs of any other JTAG signals). Typically, it is reported that even whendriving TSTTDI, nothing comes out of CFGTDO. This is caused by POR_RESET being logic 1, which puts the internal System ACE controller logic into reset.

The problem should go away by pulling POR_RESET (and POR_BYPASS) to logic 0.

AR# 34114
Date 12/15/2012
Status Active
Type General Article
  • System ACE
Page Bookmarked