UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 34138

Virtex-6 FPGA GTX Transceiver Wizard - Phase alignment not correct in hardware while using tx_sync module

Description

When using the tx_sync module generated by the GTX Transceiver Wizard, phase alignment might not occur correctly with the default parameter settings. This Answer Record discusses how to work around the problem.

Solution

When implementing the example design or any other design utilizing the tx_sync module, ensure that the SIM_TXPMASETPHASE_SPEEDUP attribute is set to 0. This attribute is intended to speed up the execution of the phase alignment state machine for simulation purposes, but if left = 1, it completes too quickly and might cause unexpected phase relationships on the TX output data or even data errors.

Linked Answer Records

Associated Answer Records

AR# 34138
Date Created 02/05/2010
Last Updated 12/15/2012
Status Active
Type General Article
Devices
  • Virtex-6 CXT
  • Virtex-6 LXT
  • Virtex-6 SXT
IP
  • Virtex-6 FPGA GTX Transceiver Wizard