We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 34158

11.4 Timing Analyzer - Reports too many paths


When trying to analyze a constraint, timing analyzer returns too many paths.

The paths are in the order of 10e+32. Is this a bug? How can we relate these many paths with the timing analyzer?


The timing analysis is correct. The reason for the number of paths being reported is because of the number of logic levels.

The total number of paths that can be reported are determined by (number of logic levels)! [Factorial of number of levels of logic]

AR# 34158
Date 12/15/2012
Status Active
Type General Article
  • ISE - 10.1
  • ISE Design Suite - 11.1
  • ISE Design Suite - 11.2
  • More
  • ISE Design Suite - 11.3
  • ISE Design Suite - 11.4
  • Less
Page Bookmarked