UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 34161

LogiCORE IP 10-Gigabit Ethernet MAC v9.3 - The Virtex-6 Example Design MMCM instances can cause DRC errors

Description

In Virtex-6 FPGA instances of the 10-Gigabit Ethernet MAC v9.3 core, the MMCM parameter values used in the example design will result in a MMCM VCO frequency that is below the newly specified minimum.

This will result in DRC failures in the next release of the ISE Design Suite software.

For more information on the MMCM, see (Xilinx Answer 33849).

Solution

Depending on how the core was configured at generation time, the MMCM instances could appear in one or two locations in the example design. 

Each of the MMCM parameter values should be changed as follows:

CLKFBOUT_MULT_F: from 3.0 to 6.0
CLKOUT0_DIVIDE_F: from 3.0 to 6.0
CLKOUT1_DIVIDE: from 3 to 6

Linked Answer Records

Master Answer Records

Associated Answer Records

AR# 34161
Date Created 01/22/2010
Last Updated 10/20/2014
Status Active
Type Known Issues
Devices
  • Virtex-6 CXT
  • Virtex-6 LX
  • Virtex-6 LXT
  • Virtex-6 SXT
Tools
  • ISE Design Suite - 11.3
  • ISE Design Suite - 11.4
IP
  • 10 Gigabit Ethernet Media Access Controller