UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 34230

11.4 EDK- XPS_SPI What is the clock relationship between SPI and PLB clocks in SPI slave mode?

Description

What is the required clock relationship between SPI and PLB clocks in SPI slave mode?

Solution


The incoming SPI clock is synchronized with the PLB clock, and so must be frequency-aligned to the PLB clock.

A design with SCK_RATIO = 4 only has 2 PLB clock cycles to sample the SPI clock, and so the SPI clock must also be phase-aligned to the PLB clock.

SCK_RATIO values greater than 4 are not required to be phase-aligned.
AR# 34230
Date Created 01/28/2010
Last Updated 07/07/2014
Status Active
Type General Article
Tools
  • EDK - 11.1
  • EDK - 11.2
  • EDK - 11.3
  • EDK - 11.4
IP
  • XPS Serial Peripheral Interface