UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 34264

SPI-3 Link Layer v7.1 Rev1 - Virtex-6 BRAM resource utilization in 11.4 data sheet is not accurate

Description

The BRAM count in the data sheet is not accurate for Virtex-6 FPGA. This will be updated in the next revision of the core released in 12.1.

Solution

The correct BRAM resource utilization is shown below:

Block RAM
Tx Core (8-bit)

1 (36k BRAM)
1 (18k BRAM)

Tx Core (32-bit) 1 (36k BRAM)
2 (18k BRAM)
Rx Core (8-bit) 1 (36k BRAM)
Rx Core (32-bit) 1 (36k BRAM)
1 (18k BRAM)

AR# 34264
Date Created 03/05/2010
Last Updated 12/15/2012
Status Active
Type General Article
IP
  • SPI-3 Link Layer Interface, Multi-channel
  • SPI-3 Physical Layer Interface, Multi-channel