UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 34283

MIG Solution Center Design Assistant - 7 Series and Virtex-6 FPGA Core Generation

Description

This section of the MIG Design Assistant focuses on Core Generation for 7 series and Virtex-6 FPGA DDR3/DDR2 designs. Please select from the options belowto find information related to your specific question.

NOTE: This answer record is part of the Xilinx MIG Solution Center (Xilinx Answer 34243). The Xilinx MIG Solution Center is available to address all questions related to MIG. Whether you are starting a new design with MIG or troubleshooting a problem, use the MIG Solution Center to guide you to the right information.

Solution

Using the CORE Generator tool - (Xilinx Answer 34321)

Using Project Navigator - (Xilinx Answer 37424)

MIG Options - (Xilinx Answer 34322)

MIG Output - (Xilinx Answer 34323)

Updating a MIG core to a new MIG version - (Xilinx Answer 34386)

Linked Answer Records

Master Answer Records

Child Answer Records

Associated Answer Records

AR# 34283
Date Created 05/25/2010
Last Updated 10/04/2012
Status Active
Type Solution Center
Devices
  • Virtex-6 CXT
  • Virtex-6 HXT
  • Virtex-6 LX
  • More
  • Virtex-6 LXT
  • Virtex-6 SXT
  • Virtex-7
  • Kintex-7
  • Artix-7
  • Zynq-7000
  • Less
IP
  • MIG