We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 34301

11.4 TRCE - Incorrect for CLK to out delay for CLKOUT4 on Virtex-6 MMCM


Why is the CLK to out time for the CLKOUT4 of MMCM different than other outputs in the 11.4 Timing Analysis?


There is an issue with 11.4 Timing Analysis where it adds an extra detail to the CLKOUT4 regardless of the setting of the CLKOUT4_CASCADE attribute.
This problem is scheduled to be fixed in a future release of the ISE software.
AR# 34301
Date 05/23/2014
Status Archive
Type General Article
  • ISE Design Suite - 11.4
Page Bookmarked