UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 34327

MIG Virtex-6 DDR2/DDR3/QDRII+ - Multi-Controllers

Description

This section of the MIG Design Assistant focuses on using multi-controller implementations with Virtex-6 DDR3/DDR2/QDRII+ FPGA designs. Below you will find information related to your specific question.

NOTE: This Answer Record is part of the Xilinx MIG Solution Center (Xilinx Answer 34243). The Xilinx MIG Solution Center is available to address all questions related to MIG. Whether you are starting a new design with MIG or troubleshooting a problem, use the MIG Solution Center to guide you to the right information.

Solution

(Xilinx Answer 34329) - DDR2 Multi-Controller
(Xilinx Answer 33268) - Sharing MMCMs
(Xilinx Answer 34267) - Sharing Banks across multiple controllers

MIG supports DDR3 and QDRII+ multi-controllers through the MIG tool. Up to 8 controllers of either DDR3, QDRII+, or a combination of both can be designed within the tool. During bank selection, the tool recognizes if the number of controllers specified cannot fit in the selected FPGA device. The DDR3 and DDR2 Memory Interface Solution > Getting Started section of The Virtex-6 Memory Interface User Guide discusses generation of multi-controllers.

Linked Answer Records

Associated Answer Records

AR# 34327
Date Created 05/19/2010
Last Updated 12/15/2012
Status Active
Type General Article
Devices
  • Virtex-6 CXT
  • Virtex-6 HXT
  • Virtex-6 LX
  • More
  • Virtex-6 LXT
  • Virtex-6 SXT
  • Less
IP
  • MIG