UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 34329

MIG Virtex-6 DDR2 - Multi-Controller Support

Description

The MIG tool does not allow me to select multiple controllers for DDR2. Is it possible to interface to more than one DDR2?

NOTE: This Answer Record is part of the Xilinx MIG Solution Center (Xilinx Answer 34243). The Xilinx MIG Solution Center is available to address all questions related to MIG. Whether you are starting a new design with MIG or troubleshooting a problem, use the MIG Solution Center to guide you to the right information.

Solution

The focus for multi-controller solutions in Virtex-6 devices is on DDR3 and QDRII+ due to demand. It is possible to place more than one DDR2 controller on a Virtex-6 device, however, the MIG GUI does not support automatic placement of more than one DDR2 controller. You must go through the GUI for each controller, specifying different banks for each controller and then combine the outputs into a single project. The Virtex-6 FPGA design does not allow sharing banks of DDR groups across multiple controllers. Therefore, separate banks must be selected.

Related Articles:
(Xilinx Answer 33268) - Sharing MMCMs
(Xilinx Answer 34267) - Sharing Banks across multiple controllers

Linked Answer Records

Associated Answer Records

AR# 34329
Date Created 05/19/2010
Last Updated 12/15/2012
Status Active
Type General Article
Devices
  • Virtex-6 CXT
  • Virtex-6 LX
  • Virtex-6 LXT
  • Virtex-6 SXT
IP
  • MIG