We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 34426

Virtex-5 FPGA - VCCO pins for unconnected banks


Why is a pin listed as NC (No Connect) in the output of PartGen, but not listed as No Connect in the Virtex-5 Packaging and Pinout Specification?


In some of the smaller devices with larger packages there will be entire banks of pins that are unbonded. PartGen will list all the pins in that bank as NC (No Connect) because the output of PartGen is based on the device model and these pinsare not connected in the device. This is technically correct.

In the Virtex-5 Packaging and Pinout Specificationthe general I/O pins for an unbonded bank will be listed as No Connect; however, the VCCO pins for the bank will not be listed in this way. This is because there are some circumstances under which you would connect the VCCO pins of an unbonded bank. This is described in a note for the VCCO pin definition which states:

"VCCO pins in unbonded banks must be connected to the VCCO for that bank for package migration. Do NOT connect unbonded VCCO pins to different supplies. Without a package migration requirement, VCCO pins in unbonded banks can be left unconnected or tied to a common supply (VCCO or ground)."

Therefore, although the VCCO pins are not connected in these devices, you may still want to connect them to a VCCO source for future migration.

AR# 34426
Date 01/28/2013
Status Active
Type General Article
  • Virtex-5 FXT
  • Virtex-5 LX
  • Virtex-5 LXT
  • More
  • Virtex-5 SXT
  • Virtex-5 TXT
  • Less
Page Bookmarked