UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 34434

Virtex-5 IODELAY - Pattern dependent period jitter when HIGH_PERFORMANCE_MODE = FALSE

Description

What is thePattern dependent period jitter (TIDELAYPAT_JIT)when the IODELAY HIGH_PERFORMANCE_MODE = FALSE?

Solution


When data is passed through the IODELAY thePattern dependent period jitteris:
  • HIGH_PERFORMANCE_MODE = TRUE
    • TIDELAYPAT_JIT =-+5ps per tap
  • HIGH_PERFORMANCE_MODE =FALSE
    • TIDELAYPAT_JIT =+-10ps per tap

This information can be extracted from the TRCE report as well.
AR# 34434
Date Created 07/19/2010
Last Updated 01/23/2013
Status Active
Type General Article
Devices
  • Virtex-5 FXT
  • Virtex-5 LX
  • Virtex-5 LXT
  • More
  • Virtex-5 SXT
  • Virtex-5 TXT
  • Virtex-5Q
  • Less