UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 34472

12.1 EDK, PLBv46 RC/EP Bridge for PCI Express (v4.04a) - Is the EDK PCIe core Gen2 compliant?

Description

Does the core support Gen2 speed for Virtex-6 devices?

Solution


No, the EDK PLBv46_PCIe core is limited to 2.5Gb/s.
The Virtex-6 PCIe core used in the design is PCIe v2.0 compliant. The bridge design uses this core for the Virtex-6 FPGA implementation and identifies itself on the PCIe bus as v2.0 compliant. Both 5Gb/s and 2.5 Gb/s speeds are supported in PCIe v2.0. The bridge design is limited to 2.5 Gb/s. The document for v4.04 of the plbv46_pcie has a note added to indicate this.
AR# 34472
Date Created 09/10/2010
Last Updated 12/15/2012
Status Active
Type General Article
Devices
  • Virtex-6 LXT
Tools
  • ISE Design Suite - 11.4