We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 34473

Virtex-6 - IDELAYCTRL RDY does not go High and produces incorrect delay values if ODELAYs are used and IDELAY_TYPE = DEFAULT


In a Virtex-6 device, the IDELAYCTRL RDY signal might not be asserting if ODELAYs are used in the bank and IDELAY_TYPE is set to DEFAULT.

If the RDY signal has not asserted, then the ODELAY is not calibrated and the tap delays may not match the values reported in TRCE.


You can work around this issue by setting the IDELAY_TYPE = FIXED, VARIABLE, or VAR_LOADABLE.

If you do not set the IDELAY_TYPE, it defaults to DEFAULT.

The IDELAY_TYPE setting should not cause this issue and has been fixed in the 12.3 version of the software.
AR# 34473
Date 11/11/2010
Status Archive
Type General Article
Page Bookmarked