UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 34535

11.4 EDK - SP601 / SP605 Memory Controller operating at 800 Mb/s

Description

When I create a Base System Builder design for the SP601 and SP605 boards, it selects 800 Mb/s for the Memory Controller Block (MCB) clock, but the data sheet says that the MCB can only operate at 667 Mb/s.

Solution

To avoid this problem, modify the output clock of the Clock Generator to 666.6 Mb/s:
  1. In your XPS design, right-click on the Clock Generator instance and select Configure IP.
  2. Change the MPMC_Clk_Mem_2x from 800 to 666.666.
  3. Click OK.





This problem has been fixed in the release of ISE 12.2 software.
AR# 34535
Date Created 04/15/2010
Last Updated 07/13/2010
Status Active
Type General Article
Devices
  • Spartan-6 LX
Tools
  • EDK - 11.4