We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome,
Internet Explorer 11,
Safari. Thank you!
AR# 34545: 12.3/13.4/14.7 ERROR: Place:1073 in Spartan-6 when clock pin is not correctly assigned
12.3/13.4/14.7 ERROR: Place:1073 in Spartan-6 when clock pin is not correctly assigned
When connecting a CC clock to the DCM in Spartan-6, the following place error occurs:
ERROR:Place:1073 - Placer was unable to create RPM[BUFIO_BUFIOFB_RPMs] for the component SP6_BUFIO_INSERT_ML_BUFIO2_4 of type BUFIO for the following reason.
The reason for this issue:
Some of the logic associated with this structure is locked.
This should cause the rest of the logic to be locked.
A problem was found where we should place BUFIO SP6_BUFIO_INSERT_ML_BUFIO2_4 off the edge of the chip in order to satisfy the relative placement requirement of this logic.
The following components are part of this structure:
In a Spartan-6 LX16 device, all of the DCMs are in the left bank.
So the CC clock on the right bank cannot route to the DCM because BUFIO2 must be in the same half side as the data pin.
The work-around is to use the GCLK pin in the left bank.
Was this Answer Record helpful?
ISE Design Suite - 11.4
ISE Design Suite - 14
ISE Design Suite - 13
ISE Design Suite - 12