The MIG tool should be used to generate pin-outs for DDR3/DDR2 designs. This ensures that all design rules are followed and the output pin-out is functional in implementation and hardware. There are specific items that have been requested to improve bank packing that are noted in this Answer Record. Some of these items are supported currently through the MIG tool while others users would have to modify at their own risk.
Note: This Answer Record is a part of the Xilinx MIG Solution Center (Xilinx Answer 34243) The Xilinx MIG Solution Center is available to address all questions related to MIG. Whether you are starting a new design with MIG or troubleshooting a problem, use the MIG Solution Center to guide you to the right information.
It is possible to split the Address and Control signals across multiple banks. Please adhere to the following:
It is possible that some signals are not needed by the interface and can be removed.
Internal VREF is a Virtex-6 FPGA feature that allows an internal VREF to be used rather than supplying the source externally. In DDR3/DDR2 designs, two VREF pins are normally required in all banks containing inputs. With Internal VREF, these two pins are not required and the VREF pins within the bank can be used as GPIO. Starting with MIG v3.4, Internal VREF is supported through the MIG GUI.
DCI Cascade is a Virtex-6 FPGA feature that allows one bank (the master bank) to have its VRN/VRP pins connected to external reference resistors. Other banks in the same column (slave banks) can use DCI standards with the same impedance as the master bank, without connecting the VRN/VRP pins on these banks to external resistors. For detailed information on this feature, see the DCI Cascading section within The Virtex-6 FPGA Select IO Resources User Guide.
MIG supports usage of DCI Cascade and, by default, enables the option to select the Master Bank when DCI Cascade is used. This allows users to select which bank to dedicate VRN/VRP pins to connect to external resistors. MIG displays all banks in the Master Bank drop-down that satisfy the DCI Cascade Master Bank rules based on the memory interface banks selected. Using DCI Cascade saves two pins in each slave bank.
For more information on using DCI Cascade and setting the Master Bank in MIG, see the DDR2 and DDR3 SDRAM Memory Interface Solution > Getting Started chapter within The Virtex-6 Memory Interface Solutions User Guide.