UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
Page Bookmarked
  1. Xilinx - All Programmable
  2. Support
  3. AR# 34654: Virtex-6 FPGA Connectivity Kit TRD - How do you change the default XAUI buffer size?

AR# 34654

Virtex-6 FPGA Connectivity Kit TRD - How do you change the default XAUI buffer size?

Description

What is the default XAUI buffer size?

How can this be changed?

Solution

The software driver shipped with this TRD has the XAUI buffer size set to 16K.On some machines, this might cause theoperating system to become sluggish and hang.

To work around this issue, open the"../driver/xaui/user.c" file and change the BUF_SIZE definition from (4*PAGE_SIZE) to (PAGE_SIZE).

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
34432 Virtex-6 FPGA Connectivity Kit and Targeted Reference Design (TRD) - Release Notes and Known Issues N/A N/A

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
34432 Virtex-6 FPGA Connectivity Kit and Targeted Reference Design (TRD) - Release Notes and Known Issues N/A N/A
AR# 34654
Date 12/15/2012
Status Active
Type General Article
IP
  • XAUI
Boards & Kits
  • Virtex-6 FPGA Connectivity Kit