We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome,
Internet Explorer 11,
Safari. Thank you!
AR# 34763: MIG Virtex-6 and 7 Series DDR2/DDR3 User Interface - Performing Reads
MIG Virtex-6 and 7 Series DDR2/DDR3 User Interface - Performing Reads
This part of the MIG Design Assistant will guide you to information on performing reads from the User Interface (UI).
NOTE: This answer record is part of the Xilinx MIG Solution Center (Xilinx Answer 34243). The Xilinx MIG Solution Center is available to address all questions related to MIG. Whether you are starting a new design with MIG or troubleshooting a problem, use the MIG Solution Center to guide you to the right information.
Read Data on the User Interface
The read data is returned by the UI in the requested order and is valid when app_rd_data_valid is asserted.
The MIG controller presents a flat address space to the user interface and translates it to the addressing required by the SDRAM.
The MIG controller supports sequential and interleaved reads.
The burst order for a sequential read with BL=8 will start at the column address specified and increment sequentially but wrap around after address 3 and 7. The burst is divided into the top 4 and bottom 4 address locations. For example, for a Column Address of 011, the data returned will follow the sequence 3,0,1,2,7,4,5,6. While, for a Column address of 101, the data returned will follow the sequence 5,6,7,4,1,2,3,0. This adheres to the JEDEC Standard.
For more information on sequential and interleaved burst, see DDR2 SDRAM Standard JESD79-2C (Table 9), or DDR3 SDRAM Standard JESD79-3 (Table 3).
For a burst chop of 4 (DDR3 only), there will be four cycles of valid data followed by four cycles of invalid data. For more details on burst addressing, see the DDR3 JEDEC Standard.