UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 34888

11.4 EDK, PLBv46 IPIF - Migrating user memory space witdh (C_ARD_DWIDTH_ARRAY) to PLBv46

Description


How do I migrate user memory space width (C_ARD_DWIDTH_ARRAY) to PLBv46?
I have an existing PLBv34 IPIF that has a 16-bit data bus. But, when I create the new IP in Create/Import wizard, I have no option of setting the data width to less than 32-bit.

Solution


The byte steering function is no longer supported by the PLBv46 IPIF.
If there is a real need to support this in the new IPIF, you need to implement your own logic. The PLBv34 IPIF source code could be used for reference.
AR# 34888
Date Created 09/10/2010
Last Updated 05/23/2014
Status Archive
Type General Article
Tools
  • EDK - 11.4
IP
  • PLB IPIF
  • PLBv46 Slave Burst