AR# 35107

Design Assistant for PCI Express - Simulation Debug

Description

This answer record identifies starting points when debugging simulation related issues to PCI Express.

Note: This Answer Record is a part of the Xilinx Solution Center for PCI Express (Xilinx Answer 34536). TheXilinx Solution Center for PCI Express is available to address all questions related to PCIe. Whether you are starting a new design with PCIe or troubleshooting a problem, use the Solution Center for PCIeto guide you to the right information.

Solution

General Simulation Questions
(Xilinx Answer 36207) - Start with this answer to debug simulation set-up and licensing issues.
(Xilinx Answer 36785) - This article discusses supported simulators.

Traffic Related Questions
(Xilinx Answer 38548) - Start here if you have questions about simulation traffic.

Revision History
10/11/2010 - Added new sub-group for traffic questions
10/08/2010 - Corrected links.
08/13/2010 - Initial Release

Was this Answer Record helpful?

Linked Answer Records

Associated Answer Records

Answer Number	Answer Title	Version Found	Version Resolved
38548	Design Assistant for PCI Express - Simulation Traffic Questions	N/A	N/A
36785	Design Assistant for PCI Express - Supported Simulators	N/A	N/A
36207	Design Assistant for PCI Express - Simulation Set-Up and Licensing Questions	N/A	N/A
38430	Design Assistant for PCI Express - Simulation Questions Regarding Link Training	N/A	N/A
34538	Xilinx Solution Center for PCI Express - Design Assistant	N/A	N/A

AR# 35107
Date	12/15/2012
Status	Active
Type	General Article
Devices	Virtex-6 CXT Virtex-6 HXT Virtex-6 LXT More Virtex-6 SXT Spartan-6 LXT Less
IP	Virtex-6 FPGA Integrated Block for PCI Express ( PCIe ) Spartan-6 FPGA Integrated Endpoint Block for PCI Express ( PCIe )

Page Bookmarked

AR# 35107

Design Assistant for PCI Express - Simulation Debug

Description

Solution

Linked Answer Records

Associated Answer Records

Applications

Products

Developer Zone

Support

About Xilinx