We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 35149

14.7 ISE MAP - How can I partially control or disable global optimization (-global_opt) for specific logical instances?


When global optimization is enabled in MAP, it optimizes the entire design.

Is there a way to prevent the optimization of specific logical instances, such as disabling register duplication on one particular register?


Global Opt will not optimize logic that has an "S" property applied to the instance or net.

In the case of register duplication, a flip-flop with an "S" property will not be replicated. 

For BUFG auto insertion, an "S" property on the net will block the insertion.



INST "ff_name" S;

NET "net_name" S;

AR# 35149
Date 01/07/2015
Status Active
Type General Article
  • FPGA Device Families
  • ISE Design Suite
Page Bookmarked