UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 35204

11.x/12.1 PAR - The number of BUFGCTRLs used in the Clock Report is not equal to that in the resource utilization in the MAP report

Description

The number of BUFGCTRLs used in the Clock Report is not equal to that in the resource utilization in the MAP report.

In the MAP report, it says that the number of BUFGCTRLs used is 4:

"Number of BUFG/BUFGCTRLs:4 out of 32 12%"

While in the Clock Report of the PAR report, it only lists2 BUFGCTRLs used:

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|              clk_rx | BUFGCTRL_X0Y1| No   |  104 |  0.155     |  1.657      |
+---------------------+--------------+------+------+------------+-------------+
|              clk_tx | BUFGCTRL_X0Y2| No   |   70 |  1.171     |  1.631      |
+---------------------+--------------+------+------+------------+-------------+
|            clk_samp |         Local|      |   20 |  0.104     |  1.068      |
+---------------------+--------------+------+------+------------+-------------+
|clk_gen_i0/clk_core_ |              |      |      |            |             |
|i0/mmcm_adv_inst_ML_ |              |      |      |            |             |
|              NEW_I1 |         Local|      |    3 |  0.000     |  1.304      |
+---------------------+--------------+------+------+------------+-------------+
|clk_gen_i0/clk_core_ |              |      |      |            |             |
|i0/MMCM_PHASE_CALIBR |              |      |      |            |             |
|ATION_ML_LUT2_7_ML_N |              |      |      |            |             |
|              EW_CLK |         Local|      |    3 |  0.000     |  0.481      |
+---------------------+--------------+------+------+------------+-------------+

Solution

Not all the nets driven by BUFGCTRLs are listed in the Clock Report. For example, the CLKFB net of DCM and the reset netare not included in the Clock Report. So the number of BUFGCTRLs listed in the Clock Report may less than the total number of BUFGCTRLs used in the design.

To find the other BUFGCTRLs used but excluded in the Clock Report, use the FPGA Editor tool or the PlanAhead tool.

AR# 35204
Date Created 06/01/2010
Last Updated 12/15/2012
Status Active
Type General Article
Tools
  • ISE Design Suite - 11.1
  • ISE Design Suite - 11.2
  • ISE Design Suite - 11.3
  • More
  • ISE Design Suite - 11.4
  • ISE Design Suite - 11.5
  • ISE Design Suite - 12.1
  • Less