UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 35218

MIG 7 Series and Virtex-6 DDR2/DDR3 - Traffic Generator Details and Usage

Description

The MIG 7 Series and Virtex-6 DDR2/DDR3 design includes two output directories containing rtl, the Example Design and the User Design. The Example Design includes sample logic to drive the user interface. This is called the Traffic Generator. The design sends sample writes, reads back the data, and compares the data to ensure accuracy. The design can be configured to send different types of data patterns to test for different types of problems. This Answer Record focuses on the Traffic Generator available with the MIG 7 Series and Virtex-6 DDR2/DDR3 Example Designs.

Note: This Answer Record is part of the Xilinx MIG Solution Center (Xilinx Answer 34243). The Xilinx MIG Solution Center is available to address all questions related to MIG. Whether you are starting a new design with MIG or troubleshooting a problem, use the MIG Solution Center to guide you to the right information.

Solution

Xilinx recommends first running the Example Design in hardware to confirm there are no board or pin-out related issues. If the MIG design is used without modification and the provided PCB Layout Guidelines are followed, no issues should be seen in hardware with the Example Design. For additional information, see the following Answer Records:

The Traffic Generator, by default, sends an address as a data pattern. However, the design can be configured to send many different types of data patterns like a Hammer pattern to test for SSO or a PRBS pattern. For full details on the Traffic Generator and available data patterns, see the DDR2/DDR3 SDRAM Memory Interface Solution > Getting Started > Quick Start Example Design section of the Virtex-6 Memory Interface User Guideor the 7 Series FPGAs Memory Interface User Guide. This section also explains how to change the data pattern for simulation or using the ChipScope tool in hardware with the Debug Port.

For information on the MIG Virtex-6 Debug Port, see (Xilinx Answer 35206).
For information on the MIG 7 Series Debug Port and how to debug calibration failures and data errors using the traffic generator, see (Xilinx Answer 43879).

Addressing The Traffic Generator includes four parameters that control the address space that will be tested in the traffic generator.
  • BEGIN_ADDRESS
  • END_ADDRESS
  • PRBS_SADDR_MASK_POS
  • PRBS_EADDR_MASK_POS

The BEGIN/END_ADDRESS parameters define the address space to be tested. The PRBS_S/EADDR_MASK_POS parameters are used to mask off any bits that are outside the address range. Any bits above or below your defined address range should be masked off using the PRBS parameter. Following is example:

localparam C4_p0_BEGIN_ADDRESS = 32'h00000400;
localparam C4_p0_END_ADDRESS = 32'h000007ff;
localparam C4_p0_PRBS_EADDR_MASK_POS = 32'hfffff800;
localparam C4_p0_PRBS_SADDR_MASK_POS = 32'h00000400;

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
34319 MIG 7 Series and Virtex-6 DDR2/DDR3 - Usage of Example Design N/A N/A

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
34709 MIG Virtex-6 DDR2/DDR3 - Debugging Data Errors N/A N/A
34319 MIG 7 Series and Virtex-6 DDR2/DDR3 - Usage of Example Design N/A N/A
AR# 35218
Date Created 05/17/2010
Last Updated 01/28/2013
Status Active
Type Solution Center
Devices
  • Virtex-6 CXT
  • Virtex-6 HXT
  • Virtex-6 LX
  • More
  • Virtex-6 LXT
  • Virtex-6 SXT
  • Virtex-7
  • Kintex-7
  • Artix-7
  • Zynq-7000
  • Less
IP
  • MIG