UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 35399

12.1 Virtex-6 FPGA Partial Reconfiguration - RAM contents not written correctly to Partial Bitfiles

Description

In ISE 12.1 software, any Virtex-6 FPGA Partial Reconfiguration design which contains RAM within the RPs does not have the RAM contents written correctly to the Partial Bitfiles. This manifests as incorrect functionality when the Partial Bitfiles are loaded into the device, but correct functionality on the initial full configuration.

Solution


This issue is scheduled to be fixed in the ISE 12.2 software.

There is a patch available for the ISE 12.1 software that resolves the issue.

Follow the link to file to download the patch.
AR# 35399
Date Created 04/30/2010
Last Updated 05/19/2012
Status Archive
Type Known Issues
Tools
  • ISE Design Suite - 12.1