"> AR# 35592: 12.1 EDK - XPS creates an incorrect bitwidth for my cores

UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 35592

12.1 EDK - XPS creates an incorrect bitwidth for my cores

Description


When I change the bitwdith on an EDKIP to a width of 1 bit:




XPS assigns the maximum bus width to the port:



Is there a workaround for this problem?

Solution

You can manually edit the MHS file or you can assign the bit width to be 2 bits and then go back into the Configure IP wizard and assign the 1 bit width value.

This problem has been fixed in the 12.2 software release.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
34609 12.x EDK - Master Answer Record List N/A N/A
AR# 35592
Date Created 05/10/2010
Last Updated 12/15/2012
Status Active
Type General Article
Tools
  • EDK - 12.1