We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 35622

12.1 EDK - "ERROR:EDK:1526 32 bit-width connector assigned to 16 bit-width port"


An error occurs when I run PlatGen of EDK that is similar to the following:

"ERROR:EDK:1526 - INST:xxx PORT:yyy CONNECTOR:zzz - C:\mmm\system.mhs line NNN - 32 bit-width connector assigned to 16 bit-width port
Completion time: 1.00 seconds
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/microblaze_0_wrapper.ngc] Error 2

What does this error mean and how can I fix it?


This error indicates that a 16-bit width port is connected with a 32-bit width connector.

Check the width for port "yyy" of the instance "xxx" and the width of the signal "zzz", and make sure that the width matches with each other.

AR# 35622
Date 05/19/2012
Status Active
Type Error Message
Page Bookmarked