You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
MIG v3.4-v3.8 Virtex-6 QDRII+ - Why is the QVLD signal left unconnected?
The MIG Virtex-6 QDRII+ design never uses the QVLD signal and leaves it unconnected.
This signal can be commented out in the UCF file to prevent any implementation errors and can be safely removed from the design.
The QVLD signal is removed from the MIG QDRII+ design starting in the 13.3 software release.
Was this Answer Record helpful?
Linked Answer Records
Master Answer Records
Associated Answer Records
- Virtex-6 CXT
- Virtex-6 HXT
- Virtex-6 LX
- Virtex-6 LXT
- Virtex-6 SXT