UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 35750

MIG v3.4-v3.8 Virtex-6 QDRII+ - Why is the QVLD signal left unconnected?

Description

The MIG Virtex-6 QDRII+ design never uses the QVLD signal and leaves it unconnected.

Solution

This signal can be commented out in the UCF file to prevent any implementation errors and can be safely removed from the design.

The QVLD signal is removed from the MIG QDRII+ design starting in the 13.3 software release.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
39128 MIG Virtex-6 and Spartan-6 v3.7 - Release Notes and Known Issues for ISE Design Suite 13.1 N/A N/A

Associated Answer Records

AR# 35750
Date Created 06/16/2011
Last Updated 08/20/2014
Status Active
Type Known Issues
Devices
  • Virtex-6 CXT
  • Virtex-6 HXT
  • Virtex-6 LX
  • More
  • Virtex-6 LXT
  • Virtex-6 SXT
  • Less
IP
  • MIG