UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 35836

LogiCORE IP 10-Gigabit Ethernet MAC - Timing errors seen when targeting Virtex-4 FPGAs

Description

In v8.5 and later of the LogiCORE IP 10-Gigabit Ethernet MAC, timing errors have been experienced in some Virtex-4 FPGA FPGA implementations.

Solution

To resolve these errors, try removing the -timing switch from MAP or try using AREA_GROUP constraints. 

If timing failures are still encountered, open a webcase with Xilinx Technical Support to further explore a solution.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
35244 LogiCORE IP 10-Gigabit Ethernet MAC v10.1 - Release Notes and Known Issues for ISE Design Tools 12.1 N/A N/A
AR# 35836
Date Created 05/26/2010
Last Updated 05/26/2014
Status Archive
Type General Article
Devices
  • Virtex-4 FX
  • Virtex-4 LX
  • Virtex-4 SX
Tools
  • ISE Design Suite - 12.1
  • ISE Design Suite - 11.1
  • ISE - 10.1
IP
  • 10 Gigabit Ethernet Media Access Controller