UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 35914

LogiCORE LTE UL Channel Decoder v2.0 - Why does the core stop accepting data even when output FIFOs are empty?

Description

Why does the LTE UL Channel Decoder v2.0 stop accepting data even when output FIFOs are empty?

Solution


When presenting input data for a single block, waiting for all results to be extracted, before starting the next input block, the core quickly stops accepting new blocks. The output status indicators indicate that the output FIFOs are empty, yet the core does not allow new data to be written.
To create a core in 12.1 for this issue, see (Xilinx Answer 35915).
For a detailed list of LogiCORE LTE UL Channel Decoder Release Notes and Known Issues, see (Xilinx Answer 31422).

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
31422 LogiCORE LTE UL Channel Decoder - Release Notes and Known Issues N/A N/A

Associated Answer Records

AR# 35914
Date Created 07/08/2010
Last Updated 05/26/2014
Status Archive
Type General Article
IP
  • 3GPP LTE UL Channel Decoder