We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 35975

12.1 EDK - INSTANCE:dcr_v29_0 - Superseded core for architecture 'virtex5fx'


The DCR bus, dcr_v29_v1_00_b is marked as superseded andI get the followingwarning during Platgen.

WARNING:EDK - IPNAME:dcr_v29 INSTANCE:dcr_v29_0 - /home/xilinx/system.mhs line 235 - Superseded core for architecture 'virtex5fx'!


The status of this corehas been incorrectly markedas 'superseded' and should have been 'production'.This warning can be ignored.

The first release with this fix will be EDK 12.2, which will be available later this year.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
34609 12.x EDK - Master Answer Record List N/A N/A
AR# 35975
Date 05/20/2012
Status Active
Type Known Issues
  • Virtex-4 FX
  • Virtex-5 FXT
  • ISE Design Suite - 12.1
  • EDK - 12.1
  • DCR Bus Structure
Page Bookmarked