We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 36013

12.2 TRCE - My TIG is overridden by a PERIOD constraint


A TIG constraint in my design is overridden by a PERIOD constraint.

Why is this occurring and what can I do to work around the problem?


This issue occurs because the source and destination are part of both the PERIOD TIMEGRP and the TIG TIMEGRP, and the timing wizard (TW, the backend to TRCE) seems to be getting confused on which constraint to apply.

This is a known issue and we hope to have this fixed in the next quarterly release.

For now, the workaround is to not add or remove the COMPs from the PERIOD TIMEGRP, and then the path will fall into the TIG constraint.
AR# 36013
Date 12/04/2012
Status Active
Type General Article
Page Bookmarked