UPGRADE YOUR BROWSER
We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
Answer Number | Answer Title | Version Found | Version Resolved |
---|---|---|---|
38661 | Design Assistant for PCI Express - Endpoint Block Plus - Can trn_tdst_rdy_n deassert during the middle of a packet being transmitted on the TRN interface? | N/A | N/A |
34260 | Design Assistant for PCI Express - trn_terr_drop_n Asserted when Transmitting a Valid Packet | N/A | N/A |
Answer Number | Answer Title | Version Found | Version Resolved |
---|---|---|---|
38552 | Design Assistant for PCI Express - Reasons for trn_tdst_rdy_n Deasserting Indefinitely | N/A | N/A |
37042 | Design Assistant for PCI Express - Is 128-bit interface maintained when x8 Gen2 comes up in Gen1 speed? | N/A | N/A |
36075 | Design Assistant for PCI Express - 128-bit interface with packet straddling | N/A | N/A |
38542 | Design Assistant for PCI Express - How to Calculate the Latency of a Packet Presented on the TRN Interface | N/A | N/A |
AR# 36049 | |
---|---|
Date | 12/15/2012 |
Status | Active |
Type | General Article |
Devices |
|
IP |
|