We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 36118

ERROR:PhysDesignRules:760 - Incompatible Programming for I/O Standard for LVDS if used on a bi-directional Signal


When using the LVDS_25 or LVDS_33 on a bidirectional signal the following error occurs:

"ERROR:PhysDesignRules:760 - Incompatible programming for IO standard. IOstandard LVDS_25 of comp XX does not allow both input and outputprogramming on the same comp.

ERROR:Pack:1642 - Errors in physical DRC."


This error message is correct, the LVDS is a differential I/O standard for unidirectional signals, not forbidirectional signals. For bidirectional signals, use the IOSTANARD BLVDS.

Note: The BLVDS requires external termination, see the BLVDS Output Termination section of the Spartan-3 Generation FPGA User Guide (UG331).

AR# 36118
Date 12/15/2012
Status Active
Type General Article
  • Spartan-3A
  • Spartan-3A DSP