We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 36134

EDK 12.1, XPS_INTC - "Place:644 - A clock IOB clock component is not placed at an optimal clock IOB site."


When external pins from an ISE software design are connected to the interrupt controller as edge sensitive interrupts, the tools fail in implementation without specific constraints on the signals.


The XPS interrupt controller is designed in a way suchthat the tools assume that edge triggered interrupt signals should be on clock routing resources. If the interrupts are not on clock capable pins the placer results in errors with a message similar to the following:

"Place:644 - A clock IOB clock component is not placed at an optimal clock IOB site. The clock IOB component<IRQ_SYNTH<0>> is placed at site <IOB_X2Y256>. The clock IO site can use the fast path between the IO and the Clockbuffer/GCLK if the IOB is placed in the master Clock IOB Site."

To fix this issue, apply the buffer_type synthesis attribute to instruct the tools to infer an ibuf rather than an ibufg. The attribute should be applied to the top level signal entering the design.

For more information and examples on how to apply this attribute, refer to the XST User Guide: http://www.xilinx.com/support/documentation/sw_manuals/xilinx12_1/xst.pdf

AR# 36134
Date 12/15/2012
Status Active
Type General Article
  • Virtex-4 FX
  • Virtex-4 LX
  • Virtex-4 QPro/R
  • More
  • Virtex-4 SX
  • Virtex-5 FXT
  • Virtex-5 LX
  • Virtex-5 LXT
  • Virtex-5 SXT
  • Virtex-5 TXT
  • Virtex-5Q
  • Virtex-6 CXT
  • Virtex-6 HXT
  • Virtex-6 LX
  • Virtex-6 LXT
  • Virtex-6 SXT
  • Less
  • EDK - 12.1
  • Interrupt Control
Page Bookmarked