UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 36350

12.1 EDK - How are the block RAM instantiated in the EDK BRAM_Block?

Description


I have connected port A of the BRAM Block to PLB bus via xps_bram_if_cntlr, and made the port B external. The address for the BRAM Block is 32-bit.
How do I know which bits of the address bus I should use to access the block RAM?

Solution


After PlatGen, a BRAM block HDL file is created in the\hdl\elaborate directory. It shows how the block RAM primitives are instantiated and how the ports are connected.
For example,for aBRAM Block with a 32-bit data width, the address bit 30 and 31 would not be used.
AR# 36350
Date Created 06/23/2010
Last Updated 12/15/2012
Status Active
Type General Article
Tools
  • EDK - 10.1 sp2
  • EDK - 10.1
  • EDK - 10.1 sp1
  • More
  • EDK - 10.1 sp3
  • EDK - 11.1
  • EDK - 11.2
  • EDK - 11.3
  • EDK - 11.4
  • EDK - 11.5
  • EDK - 12.1
  • EDK - 8.1i
  • EDK - 8.1i sp1
  • EDK - 8.1i sp2
  • EDK - 8.1i sp3
  • EDK - 8.2i
  • EDK - 8.2i sp1
  • EDK - 8.2i sp2
  • EDK - 8.2i sp3
  • EDK - 9.1i
  • EDK - 9.1i sp1
  • EDK - 9.1i sp2
  • EDK - 9.1i sp3
  • EDK - 9.2i
  • EDK - 9.2i sp1
  • EDK - 9.2i sp2
  • EDK - 9.2i sp3
  • EDK - 9.2i sp4
  • EDK - Legacy
  • Less
IP
  • Block Ram (BRAM) Block