We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 36381

Virtex-5: IBERT - How do you share reference clocks between GTPs


How do you share reference clocks between multiple GTPs when generating an IBERT core for the Virtex-5 devices?


When you generate the IBERT core using the IBERT Generator GUI, there isno option to select an adjacent GTP_DUAL tile reference clock. Instead, you should generate the core using as many GTP tiles as you need. In Analyzer, you can then use the IBERT GUI to select the drop-down menu to choose where the reference clock comes from for each tile.
So, the reference clock selection is made after configuration of the device, and is programmed on-the-fly for your GTP tiles.
AR# 36381
Date 12/15/2012
Status Active
Type General Article
  • Virtex-5 FXT
  • Virtex-5 LX
  • Virtex-5 LXT
  • More
  • Virtex-5 SXT
  • Virtex-5 TXT
  • Less
Page Bookmarked