We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 36475

MIG v3.0-3.4, Spartan-6 MCB - "ERROR:HDL Compiler:432 occurs when running MIG output"


When I run a MIG v3.0-3.4 Spartan-6 design through Synthesis using ISE 12.2, the following errors occur:

ERROR:HDLCompiler:432 - "Mig_v3_4/user_design/rtl/memc1_infrastructure.vhd" Line 293: has no actual or default value.
gclk is declared here locked is declared here

ERROR:HDLCompiler:854 - "Mig_v3_4/user_design/rtl/memc1_infrastructure.vhd" Line 102: Unit ignored due to previous errors.
VHDL file Mig_v3_4/user_design/rtl/memc1_infrastructure.vhd ignored due to errors

Why do these errors occur?


The MIG design uses a BUFPLL_MCB component in the clocking structure for the MCB.

This BUFPLL_MCB component had additional ports added in the ISE 12.2 software.

Because of this model change, the MIG rtl generated prior to MIG v3.5 (ISE 12.2 release) does not connect these additional ports which causes these errors to occur during Synthesis.

The MIG v3.5 design needs to be run with the ISE 12.2 tools.

For additional information on the BUFPLL_MCB changes, see (Xilinx Answer 35976).

Linked Answer Records

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
35180 Spartan-6 - 12.4 Software Known Issues related to the Spartan-6 FPGA N/A N/A
AR# 36475
Date 09/03/2014
Status Active
Type General Article
  • Spartan-6 LX
  • Spartan-6 LXT
  • MIG