When performing a Post FIT simulation, some registers are not initialized correctly and their output is seen as "X".
Why does this occur?
This is a known issue where the GSR is not being properly asserted in the VHDL simulation.
To work around this issue, switch your simulation language to Verilog.
If switching the simulation language does not work, then this is not the problem.