We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 36928

12.1 PlanAhead - Errors reported when placing pin(s) connected to OSERDES2 on GCLK sites in Spartan-6


When I attempt to place an output connected to an OSERDES2 on a GCLK pinin a Spartan-6 FPGA PlanAheadproject,the following error occurs:

"Illegal to place instance xyz on site BUFIO2FB_XxYy"

However, if I put that constraint in my UCF and run the design through implementation, it passes without errors.


This has been fixed for the 12.3 PlanAhead software release. Please upgrade to the latest version of the softwareto avoid this error.
AR# 36928
Date 12/15/2012
Status Archive
Type General Article
  • PlanAhead - 12.1
  • PlanAhead - 12.2
Page Bookmarked