We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome,
Internet Explorer 11,
Safari. Thank you!
AR# 36988: Virtex-6 FPGA Design Assistant - Designing for I/O, PCIe, EMAC, DSP, and System Monitor in Virtex-6 FPGAs
Virtex-6 FPGA Design Assistant - Designing for I/O, PCIe, EMAC, DSP, and System Monitor in Virtex-6 FPGAs
The following Answer Record points you to the information required for designing an I/O interface, PCIe, EMAC, DSP and System Monitor.
NOTE: This Answer Record is part of the Xilinx Virtex-6 FPGA Solution Center (Xilinx Answer 34963). The Xilinx Virtex-6 FPGA Solution Center is available to address all questions related to Virtex-6 devices. Whether you are starting a new design with Virtex-6 FPGA or troubleshooting a problem, use the Virtex-6 FPGA Solution Center to guide you to the right information.
Please refer to the following Solution Center Answer Records and User Guides which provide more information when designing for a I/O interface, PCIe, EMAC, DSP, or System Monitor design.