You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
Virtex-6 FPGA GTH Transceiver: Clarification on ES Errata item regarding T_BLOCK_TYPE
This answer record discusses how exactly the T_BLOCK_TYPE errata itemfor GTH Transceiver in Virtex-6 FPGA ES erratawill be exhibited.
Clause 188.8.131.52.3 states that T_BLOCK_TYPE will = C when: a).. b)'one valid ordered set and four valid control characters other than /O/, /S/ and /T/' c) Our silicon rev 2.0 behaves slightly differently: T_BLOCK_TYPE will = C when: a) b)'one valid ordered set and four valid control characters other than /E/, /O/, /S/ and /T/' c).. The errata only mentions an example pattern that can be mis-classified. DATACONTROL TXD2 (71:40)TXD1 (39:8)TXC2(7:4)TXC1(3:0) 0707FE070707075CF1 /I/I/E/IDDD/Fsig(?) In this example, bits 39:8 form a valid ordered set and bits 71:40 comprise of 4 control characters other than /O/,/S/,/T/ (satisfies the requirement for C type). However, this pattern is incorrectly encoded as "E" instead of "C".
Was this Answer Record helpful?
Linked Answer Records
Associated Answer Records